Reversible logic has attracted substantial interest due to its low power consumption which is the main concern of low power VLSI circuit design. In this paper, a novel 4x4 reversible gate called inventive gate has been introduced and using this gate 1-bit, 2-bit, 8-bit, 32-bit and n-bit group-based reversible comparator have been constructed with low value of reversible parameters. The MOS transistor realizations of 1-bit, 2-bit, and 8-bit of reversible comparator are also presented and finding power, delay and power delay product (PDP) with appropriate aspect ratio W/L. Novel inventive gate has the ability to use as an n-to-2 n decoder. Different p r o p o se d novel reversible circuit design style is compared with the existing ones. The relative results shows that the novel reversible gate wide utility, group-based reversible comparator outperforms the present design style in terms of number of gates, garbage outputs and constant input. Reversible Logic, Inventive Gate, Garbage Output, Constant input, Full subtraction, n-bit reversible comparator, Reversible decoder etc. C.H Bennet [2] in 1973 proves that KT ln2 joule of energy wouldn't be dissipated if the reversible circuit consist of reversible gates only. Thus reversible logic operations do not loss information and dissipate less heat also as power. Thus reversible logic is probably going to be in demand in high speed power aware circuits. A reversible circuit planning has following important attributes such as Garbage output, number of reversible gates, constant inputs, all should be minimum for efficient reversible circuits.
INTRODUCTION
In low power VLSI circuit, planning of power is one of important aspects. According to Landauer [1] in 1960 demonstrate that single bit of information loss generate at least KT ln2 J/K of energy where K is the Boltzmann constant (1.38x10 -23 J/K) and T is the absolute temperature. Reversible circuits are totally different from irreversible circuits. In reversible logic no bits is loss the circuit that doesn't loss information is reversible.
Constant Input
Constant bits are additional inputs that are not part of the original specification. These bits are added in hopes to reduce the circuit complexity or realize a reversible function. They come in the form of a constant logic 1 or 0. It is ideal to keep in minimal.
Few Reversible gates utilized
In this subsection, we present few reversible gates that are used to design for planning different types of reversible circuit. First TR (3×3) utilize input (A, B, C) and carry output ( 
Flexibility
Flexibility refers to the universality of reversible logic gate in realizing more logical function.
PAST WORK
In 2010, Himanshu thapliyal et.al [17] design a reversible 8-bit and 64-bit tree-based comparator using TR Gate that has the latency of O(log2(n)).But this approach is not suitable for low value of reversible parameter and not extended for n-bit reversible comparator. Furthermore another comparator design by Rangaraju et.al., [7, 8] in 2011 has shown that design has input circuit as first stage and 1-Bit comparator cell as second stage and so on. This idea is extend for n-bit reversible comparator design but it is not sufficient to optimizing the reversible parameter. In 2011, Nagamani et.al. [21] Design a reversible 1-bit reversible comparator with low value of reversible parameter but this idea is not extended for n-bit comparator.
In 2013, Ri-gui Zhou et.al. [5] It's performing all logical operation NAND, NOR, AND, OR, HA, HS, FA and FS and also form efficient groupbased n-bit reversible comparator and n-to-2 n bit decoder with low value of reversible parameters.
UTILITY AND DESIGN ISSUES OF FRESHLY PROJECTED 4X4 INVENTIVE GATE
In this section, a new 4 x 4 reversible gate named as Inventive gate, is proposed. The block representation of inventive gate is depicted in Figure 1 . The corresponding truth table drawn in Table 1 . The inventive gate generates 4 outputs that are defined as follows
Inventive
Gate
Figure 1. Block representation of Reversible 4 × 4 Inventive
Gate Table 1 Reversibility of the novel Inventive gate
Utility-1 of Inventive gate
The proposed Inventive gate can implement all Boolean expression and it is a universal gate. In this paper, Inventive gate is used to design the n-to-2 n decoder (Shown in section 5.2) and 1-bit comparator (Shown in section 6.1). The classical operations realized using Inventive gate is shown in Fig a, b , c, d, e, f, g and h. 
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Utility-2 of Reversible inventive gate as reversible n-to-2 n decoder
In this section we show the utility-2 of Inventive gate. It performs the operation of Reversible 2to-2 2 decoder it consists of two approaches named as approach -1 and approach -2. Approach-1 of 2-to-2 2 decoder generate 2 garbage output and number of gate count is 5. Whereas the Approach -2 generate 2 garbage output but reduces number of gate count is 4 as shown in Figure 2 (b). And also implement of 3-to-2 3 decoder (Approach 2) generate 3 garbage output and number of gate count 7 as shown in Figure 4 . Decoder [3, 11, 14] are widely used in applications like information multiplexing, 7 segment show and memory addressing.
Reversible 2-to-2 2 decoder and 3-to-2 3 decoder
Planning of Reversible 2-to-2 2 decoder is shown in Figure 2 (b). It consists of (1 inventive gate+ 2NOT+ 1 FG+ 1TG) types of gates. It has two input marked a, b apply to inventive gate and Feynman gate (FG) respectively obtained output is passed to TG and gives output is (ab) other output of decoder is (a' b), (a b') and (a' b'). Completed cell of 2-to-2 2 decoder are named as I_F_T decoder cell. These cell are utilize for designing 3-to-2 3 decoder as shown in Figure 4 .
Lemma 5.2.1.1 An n-to-2 n reversible decoder (Approach 1) may be accomplished by a minimum of 2 n + 2 reversible gates, where n is that the range of bits and n ≥ 2
Proof. We ensure the above statement by mathematical induction.
For 2-to-2 2 decoder n = 2 decoder (Approach-1) is made exploitation (1 inventive gate+ 2NOT+ 2 FG+ 1TG) types of gates needs a minimum of 6 (2 n + 2) reversible gate. Therefore the statement assert for the base value of n=2.
Accept the statement for n = y thus a y-to-2 y decoder may be realized by a minimum of 2 y + 2 reversible gates.
For (y+1)-to-2 (y+1) decoder is made exploitation y-to -2 y decoder and 2 y FRG Gate. So the Total number of gates needed to construct a (y+1) -to-2 (y+1) decoder is a minimum of 2 y + 2+2 y = 2 y+1 +2 So the statement hold for n = y+1
Lemma 5.2.1.2 An n-to-2 n reversible decoder (Approach -2) may be accomplished by a minimum of 2 n +1 reversible gates, where n is that the range of bits and n≥ 2
For 2-to-2 2 decoder n = 2 decoder (Approach -2) is made exploitation (1 inventive gate+ 2NOT+1 FG+1TG) type of gates needs a minimum of 5 (2 n +1) reversible gate. Therefore the statement assert for the base value of n=2.
Accept the statement for n = y thus a y-to-2 y decoder may be realized by a minimum of 2 y +1 reversible gate.
For (y+1)-to-2 (y+1) decoder is made exploitation y-to-2 y decoder and 2 y FRG Gate. So the total range of gates needed to construct a (y+1)-to-2 (y+1) decoder is a minimum of.
So the statement hold for n = y+1 and more powerful than approach 1 because it less number of gate count.
Lemma 5.2.1.3
An n-to-2 n reversible decoder (Approach -2) may be accomplished by a minimum of n garbage output, where n is that the range of bits and n≥ 2
For 2-to-2 2 decoder has garbage output 2 (n) for the base value of n = 2. For higher order decoder 3-to-2 3 garbage output 3 (n) for n=3
Accept the statement for n = k thus a k: 2 k decoder may be realized by a minimum of k garbage output. 
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NOVEL DESIGN OF GROUP-BASED REVERSIBLE N-BIT BINARY COMPARATOR
Following section we have to project a low value of group-based reversible n-bit comparator.
Novel 1-bit reversible comparator cell design
Novel 1-bit group-based reversible comparator structure uses 3 gates of 2 types (1 inventive+ 2 NOT) .It is true that b a for (a>b), b a for (a<b) and b a  for (a=b). The proposed architecture has constant inputs of 2, Garbage outputs of 1 and number of gate count 3. The structure of 1bit comparator modelled as I_N Comparator cell. As shown in Figure 6 (a)
Novel 1-bit Match and larger reversible comparator cell design
Novel 1-bit match and larger comparator structure use 4 Gate of 4 types (1 TR+ 1 NOT+1 BME+1 FG) .First reversible TR gate use (n-1) th bits of two logic input a and b it produce two significant output b a  and b a first output is not utilize is called garbage output. Two more n th bit input Pn and Qn of previous comparator result is applied to reversible BME Gate it produce two significant output Qn-1 = Qn b a  and Qn ) b a (
only Qn-1 output save and other output Qn (a b') is applied to another reversible Feynman gate (FG) and another n th bit input Pn input is selecting give one significance output Pn-1 = Qn ) b a (  Pn these two output Pn-1 and Qn-1 is utilizing further for designing lesser logic comparator design. The proposed architecture has constant input of 2, garbage output of 4 and number of gate count 4 (1+1+1+1). The structure of Larger and Match design modelled as TR_BME_FG Comparator cell. As shown in Figure 6 (b)
Novel 1-bit smaller reversible comparator cell design
Novel single bit smaller reversible comparator structure use 4 gate of 2 type (3 FG + 1 NOT).These structure utilize two input P and Q and give two significant output P and (P⨂Q) second output (P  Q) is passed to NOT gate gives Q P  other output is P and Q for match operation use (P), Larger operation (Q) and lesser operation Q P  . The novel design has constant input of 1, Garbage output of 0 and Number of gate count 3 (1+1+1). The structure of lesser cell modelled as F_F Comparator cell. As shown in Figure 6 (c)
Novel Efficient 2-bit reversible comparator design
Design methodology of 2-bit group-based comparator cell used three cell pervious section named I_N Comparator cell, TR_BME_FG Comparator cell and F_F Comparator cell these cell are connect and gives significant output P,Q and R for Match, Smaller and Larger logic. The novel design is shown in Figure. 6 Fig. 6 a. 
Novel architecture of Reversible 8-bit group-based Comparator
Following the extremely comparable analogous approach kept in mind then we are design structure of 8-bit group-based Comparator module. The main projected structure for the 8-bit Comparator is anticipated in Figure 7 . For the implementation methodology of 32-bit group-based comparator design use (1 I_N Comparator Cell+ 31 TR_BME_FG Comparator cell+1 F_F Comparator cell) .The main projected structure for the 32-bit binary group-based comparator cell is anticipated in Figure 8 . 
Novel architecture of Reversible n-bit group-based Comparator structure
Following the extremely comparable analogous approach we are proposing n-bit group-based comparator structure. First idea is replenishment to the main projected structure for the n-bit group-based comparator structure is anticipated in Figure 9 . For designing 32-bit tree comparator cell consist of n th single bit to I_N comparator cell and (n-1), (n-2), (n-3)………..(n-31) th single bit apply to TR_BME_FG Comparator cell where n is 32 for 32-bit comparator. This concept is apply for n-bit group-based comparator it consist of n th single bit to I_N comparator cell and (n-1), (n-2), (n-3)……….. The steps to style a n-bit group-based comparator are describe in Algorithm 1. (3) TR_BME_FG Comparator cell 2-output Pn-1 and Qn-1 that indicates whether the given binary number are equal to one another or larger.
Algorithm1. Group-based n-bit Reversible Comparator
(4) Pick up F_F Comparator cell and takes input P, Q it generates output such as P (For Equal) L(Less) and G (For Greater). Lemma 6.7.1 An n-bit group-based reversible comparator may be accomplished by a 6+4 (n-1) number of gate, 1+4 (n-1) garbage output, where n is the range of bits and n 2 Proof: We ensure the above statement by mathematical induction.
An n-bit reversible comparator has number of gate 6+ 4 (n-1). For realization of 2-bit and 8-bit reversible comparator setting n=2, 8 alternatively gives 10 and 34 number of gate.
An n-bit reversible comparator has garbage output 1+ 4 (n-1) .For realization of 2-bit and 8-bit reversible comparator setting n=2, 8 alternatively give 5 and 29 number of garbage output. 
SIMULATION RESULT AND DISCUSSION
Novel design of 2-bit, 8-bit, 64-bit and n-bit group-based reversible comparator is implemented in T-Spice and optimized the speed, power for appropriate W/L ratio using 90nm technology node. Individual cell performance parameters analyze for reducing input voltage and finding power consumption, delay etc. [4] Y N N Available Circuit [3] N N Y Available Circuit [12] N N N Available Circuit [13] N N N Available Circuit [15] N N N Available Circuit [6] Y N N Available Circuit [5] Y 
CONCLUSION AND FUTURE WORK
This paper is mainly focused on novel design of the reversible 4x4 inventive Gate. It utilized as 1-bit, 2-bit, 8-bit, 32-bit and n-bit group-based binary comparator and n-to-2 n decoder. Moreover, the low value styles of reversible parameter have been established for the proposed circuits. For example, and n-to-2 n decoder uses at least 2 n + 1 reversible gates and its n garbage output: an nbit comparator utilize 6+4 (n -1) number of reversible gate, 1+4 (n-1) garbage output. The proposed group-based comparator achieves the improvement of 19.87% in terms of garbage output and 31.57% in terms of constant input over the existing one [7] . Simulation of the novel comparator circuits have shown that it works correctly and finding parameter power and delay.
The proposed circuits will be useful for implementing the ALU and control unit of processor.
